23 December 2014

Now available: DIO-II module features extremely low jitter

Written by 
Now available: DIO-II module features extremely low jitter

DIO-II module features extremely low jitter. 

The new DIO-II module for the ATX-series instruments is an improved version of the current DIO module.

It features a jitter level of 190fs (100MHz output frequency, 1kHz - 10MHz jitter bandwidth). Further the maximum frequencies on the various clock-out connections have been extended to 600MHz for the backplane Stimulus and Capture clocks and 1GHz for the front panel output (DUT clock). The higher frequencies enhance the capabilities of the AWG18 module, and is intended to support higher speed generators and digitizers that are already in development.

"The very clean output signal in combination with the higher output frequencies and extended reference frequency input range, is a great step forward for high speed data converter testing", said Iwan Boersma, who designed the low jitter PLL master clock, which is the heart of this module.

The DIO II kept the best features of the current DIO module, such as the low speed mode (up to 50MHz), with 8 user programmable bits that allow for easy programming of complex I/O protocols. In High speed mode (600MHz/1GHz) each of the three output clocks: Stimulus clock, Capture clock and DUT clock, have a programmable delay up to 32ns. The delayed clocks are re-synchronized with the gigahertz master clock. In this manner the jitter is kept at the same level as if it were a non-delayed clock. Not only is the clock delay feature useful to align for example a AWG capture clock with the DUT update clock, the delay function is also important to maximize the jitter cancelation effect inherent to the ATX-series "Single "Master Clock" concept.

For more information, please see the DIO II specifications.

 

December 2014

Engineer at Applicos